Archives


Rate this Article: (0) Votes

Research Article

Year : 2018 | Volume: 4 | Issue: 2 | Pages: 1-10

FPGA Implementation of On-Chip Network

N Murali Krishna1*, 2

http://dx.doi.org/doi:10.18831/djece.org/12018021001

Corresponding author

N Murali Krishna*

Department of ECE Sreyas Institute of Engineering &Technology, Hyderabad, India.

  • 1. Department of ECE Sreyas Institute of Engineering &Technology, Hyderabad, India.

Received on: 2018/02/20

Revised on: 2018/04/17

Accepted on: 2018/04/23

Published on: 2018/04/27

Abstract

This paper presents the design of 32 bit UART (Universal Asynchronous Receiver Transmitter) RISC (Reduced Instruction Set Computing) processor with dynamic power management system to minimize power consumption and transmission cost. Coarse grained architecture is suggested due to its innumerable advantages over fine grained architecture. Coarse Grained Arrays (CGAs) with run-time re-configurability play a challenging task to design Network on-Chip (NoC) communication systems satisfying the power and area of embedded system. The proposed architecture is implemented on FPGA (Field Programmable Gate Array) using VHDL (VHSIC Hardware Description Language), and the obtained comparison power graph signifies that it consumes less power when compared to BETA RISC processor.

Keywords

Coarse grained architecture, RISC processor, UART, Network on-chip, FPGA implementation.